

# SPI, THE FOUR-WIRE BUS

*SPI is the fast clocked serial bus: a controller drives the clock, picks a peripheral with chip-select, and data flows both ways on MOSI and MISO.*

---

ONE THOUSAND DRONES ENGINEERING TEAM · VERIFIED 2026-07

SPI is the fast bus on a board. A controller drives a clock line, picks one peripheral with a chip-select, and data moves both ways at once on two data lines. When an ADC or a display has to shift a lot of data quickly, it is usually on SPI.

## THE FOUR LINES

SPI uses four signals. **SCK** is the clock the controller drives. **MOSI** carries data from controller to peripheral, **MISO** carries it back the other way, so the bus is full-duplex. **CS**, the chip-select, picks which peripheral is active. Every peripheral shares **SCK**, **MOSI**, and **MISO**, and gets its own **CS**.

- [SparkFun. Serial Peripheral Interface \(SPI\): the four lines, modes, and chip-select.](#) [learn.sparkfun.com](#)

## ONE CHIP-SELECT PER PERIPHERAL

The controller talks to exactly one peripheral at a time by pulling that peripheral's **CS** low; the rest ignore the bus while their **CS** stays high. Add a second peripheral and you add one more **CS** pin. That is the main cost of SPI: the bus is fast, and each peripheral you add costs another pin.

### DEEP DIVE · SPI MODES: CPOL AND CPHA

SPI has four modes set by two choices: the clock's idle level (CPOL) and which clock edge the data is sampled on (CPHA). Both ends must use the same mode, or every byte reads wrong, and the peripheral's datasheet states which one it needs. Mode 0, an idle-low clock sampled on the rising edge, is the common default. A wrong mode is a frequent first-bringup bug: the wiring checks out, the clock runs, and the data is still nonsense, because the two sides disagree on which edge carries the bit.

ONE CONTROLLER, TWO PERIPHERALS: SHARED SCK/MOSI/MISO, AND A CHIP-SELECT FOR EACH.

On a One Thousand Drones precision-ADC board the converter rides SPI so the microcontroller can pull sample after sample fast enough to keep up with the signal, with a single chip-select line picking it out.

---

**CHECKPOINT****1. What selects which SPI peripheral is active?**

- a. **Its chip-select (CS) line**
- b. Its baud rate
- c. Its I2C address

ANSWER · A

*The controller pulls one peripheral's CS low to talk to it; the others stay idle while their CS is high.*

**2. On SPI, which line carries the clock?**

- a. MOSI
- b. MISO
- c. **SCK**

ANSWER · C

*SCK is the clock the controller drives; MOSI and MISO carry the two directions of data.*

**3. Add another SPI peripheral to the bus and what does it cost you?**

- a. A slower clock for all devices
- b. Nothing, they share every line
- c. **One more chip-select pin**

ANSWER · C

*Peripherals share SCK/MOSI/MISO, but each needs its own chip-select, so every added device costs a pin.*

- Prerequisite: [what is a bus?](#)
- See it on a real board: [the precision ADC build](#)
- Next: [I2C, the two-wire bus](#)